Abstract-Three phase PWM boost-buck rectifiers with power regenerating capability are investigated. The converters under consideration are capable of I) both voltage step-up and step-down, II) bidirectional power processing, and III) almost unity power factor operation with nearly sinusoidal ac current. Expected advantages are 1) applicability to lower voltage applications e.g. direct retrofit to replace diode or thyristor rectifiers, 2) switching loss reduction in the inverter load, 3) low order harmonic control in the inverter load output voltage, 4) blanking time effect mitigation in the inverter load, and 5) a modest level of voltage sag/swell compensation.
I. Introduction
The active rectifier front-end of a Pulse Width Modulated (PWM) inverter drive has been attracting increased attention due to incessantly growing power quality concerns [1] , [2] . A great amount of work has already been done concerning the three phase PWM boost rectifier [3] , [4] , [5] , [6] , [7] , and the buck rectifier [8] , [9] , [10] , [11] , [12] . The boost-buck based active rectifier has, however, not yet been fully investigated. Although several three phase boost-buck rectifiers have been reported thus far [13] , [14] , [15] , none of these offers power regenerating capability. Although reference [16] has shown a possible topology, no specific description of its operation has been presented.
In this paper, three phase PWM boost-buck rectifiers with power regenerating capability are discussed. The converters under focus are capable of I) both voltage stepup and step-down, II) bidirectional power processing, and III) almost unity power factor operation with nearly sinusoidal ac current. Expected advantages coming from these capabilities are 1) applicability to lower voltage applications, e.g. direct retrofit to replace diode or thyristor rectifiers, 2) switching loss reduction in the inverter load, 3) low order harmonic control in the inverter load output voltage, and 4) blanking time effect mitigation in the inverter load, by decreasing the dc link voltage depending on the operating condition. In addition, 5) a modest level of voltage sag/swell compensation is possible.
In the following sections, a power stage topology derivation, operating principle and modulation scheme, steadystate and dynamic modeling for controller design, and representative results of circuit simulations and hardware experiments are presented.
II. Power Stage Topologies
Cuk-Cuk bidirectional dc-dc converter ' '
Cuk dc-dc converter ' There exist two boost-buck based dc-dc converters, namely the so-calledĆuk [17] and the Single Ended Primary Inductor Converter (SEPIC) [18] . At the top of Fig. 1 and Fig. 2 are shown these two dc-dc converters. They can be made bidirectional dc-dc converters by adding an anti-parallel diode to the active switch and an anti-parallel active switch to the freewheeling diode. This modification is shown in the middle of these figures, where the reactive components originally only on the upper rail are split into the upper and lower rails. Although the splitting of the reactive components does not make any change from differential mode behavior viewpoint, it is expected to have a common mode Electro-Magnetic Interference (EMI) suppression effect because of their symmetrical structure. It may be noted that theĆuk based bidirectional dc-dc converter appears to be aĆuk converter from both sides but the SEPIC based bidirectional dc-dc converter is seen to be a SEPIC only from the left side and appears as a Zeta [19] from the right side. These bidirectional dc-dc converters can be made ac-dc converters by replacing their active switch/diode pair on the left side with a three phase VSC bridge as shown at the bottom of the figures. In the following, theĆuk-Ćuk realization will exclusively be discussed due to the limit of space. Similar power stage derivation is possible from three phase current stiff converter and buck-boost based bidirectional dc-dc converters. This alternative is currently under investigation by the authors.
III. Operating Principle and Modulation Scheme
Whether during rectification or inversion, sinusoidal current shaping can be reduced to a voltage control in which the controlled voltage source (rectifier/inverter) is connected to an ac source through an inductance as shown in Fig. 3 (a) . The fundamental component phasor diagrams for unity power factor rectification and inversion are shown in Fig. 3 (b) . The desired converter ac terminal voltage can be defined as the hypotenuse of the right triangle composed of three voltage phasors. The modulation scheme is then discussed from the ac terminal voltage synthesis and power transfer viewpoint. sented in [14] and [15] . It has been made clear in these references the necessity of bridge-leg-short realized as unconventional zero voltage space vectors to make power transfer happen. A variety of such zero voltage space vectors can be classified into three groups, viz. the oneleg-short, two-leg-short and three-leg-short zero voltage space vectors [14] . In this paper, taking into account a trade-off between average switching frequency and current carrying capability required in the switching devices, the two-leg-short zero voltage space vectors are selected as a reasonable compromise [20] . Once the operating principle in this particular condition is understood, all the other possible operating conditions can readily be derived with the same manner. Immediately below the triangle carrier waveform, v carrier , are shown the well-known boost rectifier switching functions for reference purposes.
A. Rectifier Operation
In Fig. 5 (a) , switching functions H a ∼ H c and gate pulses g 1 ∼ g 6 are the same between the conventional boost rectifier and the boost-buck rectifier during the intervals in which active voltage space vectors are used as denoted as interval x and y.
The most significant difference from the conventional boost rectifier is in interval z during which zero voltage space vectors are applied. By turning on both of the upper and lower switches in a phase leg, a coupling capacitor discharging current path is established, thereby power transfer from the coupling capacitors to the dc load is realized. Since diode D 7 is naturally turned off, shoot-through fail- 
B. Inverter Operation
In inverter operation, the necessary phase-leg-short is naturally realized through anti-parallel diodes in the three phase bridge. Accordingly, the same gate pulses as in the conventional VSC can be applied. On the other hand, the switch on the dc link, S 7 , must actively operate. Fig. 6 illustrates the modulation scheme and power transfer from the dc source to ac load during one triangle carrier period, where
acc is assumed in the three phase bridge ac terminal voltage command and i a < i b < 0 < i c is assumed in the three phase ac current. In addition,
During the intervals in which active voltage space vectors are used, as in interval x and y in Fig. 6 , the situation is basically the same as in the rectifier operation except the directions of the load current, dc inductor current, and power transfer. During these intervals, the energy stored in the coupling capacitor is discharged through the three phase bridge to the ac load.
During the intervals in which zero voltage space vectors are used, as in interval z o and z 7 in Fig. 6 , the active switch on the dc link is turned off, and the coupling capacitor is charged with i Ldc . Since |i Ldc | > |i c | = |i a |+|i b | is assumed, the amount of |i c | in i Ldc flows through the ac load and the extra amount, |i Ldc | − |i c |, flows through naturally shorted phase legs via their anti-parallel diodes as illustrated at the top and bottom of Fig. 6 (b) . If |i Ldc | is less than the current flowing through the ac load, the extra amount of ac current flows through an active device in the bridge and the continuity of current flow is maintained. Such an active device is one of the lower devices for interval z 0 or of the upper devices for interval z 7 .
It may be noted that, although the gate pulses in the three phase bridge are the same as those of the conventional VSC, the zero voltage space vector realized here are again unconventional ones because of the phase-leg-short through anti-parallel diodes.
IV. Modeling and Analysis for Controller Design
The analytical model derivation is based on the power stage schematic shown in Fig. 4 where the ideal switches and zero Equivalent Series Resistance (ESR) in the capacitors are assumed. The following matrix-vector form of equation can be derived from a set of differential equations with the assumption of the balanced three phase set of ac source and three wire system, and applying the synchronous frame d-q transformation.
where the arbitrary coefficient and the axes direction in the synchronous frame d-q transformation used here are following those in [21] and v d = 0 due to the assumption that a axis and q axis coincide. In addition, by taking the local time average, the switching functions are replaced with the corresponding duty ratio. As in Fig. 5 , when the rectifier is in the operating sector of v * aca > v * acb > v * acc , the duty ratio in the synchronous d-q frame can be expressed as
where m and δ are the modulation index and modulation displacement angle, or power angle, respectively.
The same treatment can be applied to all the other operating sectors over a full fundamental frequency period. Because of the time varying property of d z , the steadystate operation can not be analyzed by simply solving the algebraic equation of the right-hand side of (1) = 0. By using the same approach as in the small signal analysis, (1) is separated into the dc part and the sextuplen harmonic part as follows.
[0 0 0 0 0]
where the capital letters of the state variables and duty ratio denote their dc component and subscript 6n denotes their sextuplen harmonic components. It may be seen that the steady state circuit behavior in (9) looks that of a linear time invariant system excited with sextuplen frequencies. This implies that the reactive component selection must be done such that the resonance with sextuplen frequencies is avoided. This is possible by solving equations (8) and (9) . Once the circuit parameters and the operating point are set up, dc algebraic equation (8) can readily be solved and ac equation (9) can be solved with the phasor computation for each sextuplen frequency as Fig. 8 shows a solution example of |v cc6n | for 360 [Hz] (n=1) as a function of C c . All the other parameters are presented in the caption. It can be seen from the figure that 30∼40[µF] of C c must be avoided. Taking into account higher frequency excitation (n=2,3,...) and operating point dependent property, it is reasonable to take a larger side of capacitance for C c with a certain margin. The time varying property of the system due to d z may lead to a more complex treatment for a dynamic model. The well-separated poles between the ac side and the dc side, however, make a quasi-static dynamic analysis approximation applicable, namely, the upper two and the lower three differential equations expressed in (1) ∼ (4) can be dealt with separately, provided a proper choice of the reactive components based on the steady-state analysis presented in the above. Therefore, the well-developed ac current control techniques for VSC can directly be applied because the dc link voltage seen by the three phase bridge, v cc , can be treated as a constant, V cc . The synchronous frame current controller [22] , [23] with d-q decoupling [7] is used here as shown later in a control block diagram.
The dc output voltage control bandwidth must be even lower than the 6th harmonic frequency in order to avoid input current waveform degradation in steady-state. Noting this requirement, it becomes reasonable to neglect the sextuplen harmonic terms in d z which express the time dependency even with a fixed operating point. The usual small signal analysis is now applicable to the dc side modeling and the following equations are obtained. (5) and (6) , and that in d q and d d as functions of i q and v cc embedded in equations (1) ∼ (3). Although this dc side model is not quite physically insightful, it can be utilized to obtain the dc voltage control loop transfer function with a numerical tool such as Matlab. Fig. 9 shows representative open loop transfer functions of the ac current and dc voltage control for the control structure shown in Fig. 10 without Load ff. They are obtained with equations (1) ∼ (15) and Matlab. Proportional-Integral (PI) controllers are assumed for both the ac current and the dc voltage control and their controller gains are given along with the plots. Since the cross-coupling between d and q axes in the ac side is decoupled, the bode plots of ac current control is a typical one of those composed of PI and a first order physical system. A Low Pass Filter (LPF) is assumed to be on the dc voltage feedback path, whose cutoff frequency is 40 [Hz] The voltage control bandwidth is about 20 [Hz] . This low bandwidth is necessary to avoid unwanted ac current amplitude modulation in steady-state. 
for leg-short phase determination for the feedback control purposes. In addition, in order to improve dynamic response in the dc voltage control, load current i Load is also sensed and added to the ac current amplitude reference as load feedforward. The corner frequency of the LPF on the load feedforward path is 180 [Hz] . Changeover of rectifier/inverter operation is determined by the sign of i * q . In order to choose proper two-leg-short phases for zero voltage space vectors in its rectifier operation, three phase current information is provided to the regular sampled PWM block. The triangle carrier frequency for the regular sampled PWM is 9 [kHz] .
Strictly speaking, the triangle carrier amplitude should be adjusted depending on the coupling capacitor voltage v cc , which is the dc bus voltage seen by the three phase VSC bridge. This would however introduce extra complexity into the control block, therefore a fixed triangle carrier amplitude for the rated operating point, i.e. 610 [V] , is used here. Fig. 11 and Fig. 12 show steady-state simulation results of four different operating conditions, namely step-up and step-down for each rectification and inversion. It can be seen from these figures that almost unity power factor and nearly sinusoidal ac current operation is possible. It may be noted that the ac current waveform quality under the lightly loaded condition of Fig. 12 is degraded. This is because switching frequency ripple component and the low order nontriplen harmonic components are increased with respect to the fundamental component. The latter is caused by the sextuplen excitation described in the previous section. As a dynamic response example, Fig. 13 shows simulation results of a sudden load change requiring changing over from full rated rectification to full rated inversion. The load current direction is reversed at about 0.3 [sec] . By utilizing load feedfoward, the low bandwidth of the voltage control loop is well compensated and the dc link voltage is hardly disturbed. Along with the waveforms are shown the gate pulses for switches of phase a leg and the dc link. It can be seen in the figure that the active switch on the dc link operates only for inverter operation.
VI. Hardware Experiments
A hardware prototype of theĆuk-Ćuk converter has been built with the same component values as shown in Fig. 8 and Fig. 9 . The integrator gains in the PI compensator for both ac current and dc voltage control controllers are the same as those obtained from the analysis and used in the simulations, i.e. K ii = 300 and K iv = 7 as shown in Fig. 9 . The proportional gains have been, on the other hand, decreased to a quarter of the original values obtained from the analysis to reduce noise susceptibility in the fine tuning process. Fig. 14 and Fig. 15 show steady-state ac current waveform i b in four different operating conditions, namely step-up and step-down for each rectification and inver- sion. Since the neutral point is not accessible, line-to-line voltage v ac (phase angle reference purpose only) is overlaid. The maximum point of v ac corresponds to 0 o of v b . It can then be seen from the figures that almost unity power factor operation has been realized in all the operating conditions. As predicted from the preceding sections, the ac current waveform is relatively degraded in lightly loaded operations, i.e. step-down rectification in Fig. 14 and step-up inversion in Fig. 15 . Fig. 16 shows dynamic response in a sudden change from rectification to inversion. Although the operating point is not the same as that in Fig. 13 , a similar dynamic response is observed. In particular, dc output voltage v cdc is barely disturbed in spite of the low bandwidth of the dc voltage control loop thanks to the load feedforward. 
VII. Conclusions
Three phase PWM boost-buck rectifiers with power regenerating capability has been investigated in this paper. The converters of interest are capable of I) both voltage step-up and step-down, II) bidirectional power processing, and III) almost unity power factor operation with nearly sinusoidal ac current.
A systematic power stage topology derivation has been presented. Taking theĆuk-Ćuk realization as an example, operating principle, modulation scheme, steady-state and dynamic analyses have been discussed. In particular, differences between the boost-buck rectifier under focus and the well-known VSC have been made clear from analytical viewpoint. Representative results of circuit simulations and hardware experiments have been presented. The feasibility of the presented three phase PWM boostbuck rectifier with power regenerating capability has been demonstrated through these procedures.
